

# N-CHANNEL MOS FIELD EFFECT TRANSISTOR FOR SWITCHING

## DESCRIPTION

The  $\mu$ PA1857 features a low on-state resistance and excellent switching characteristics, and is suitable for applications such as power switch of portable machine and so on.

## **FEATURES**

- Low on-state resistance  $R_{DS(on)1} = 67.0 \text{ m}\Omega \text{ MAX.}$  (Vgs = 10 V, ID = 2.0 A)  $R_{DS(on)2} = 86.0 \text{ m}\Omega \text{ MAX.}$  (Vgs = 4.5 V, ID = 2.0 A)  $RDS(on)3 = 95.0 \text{ m}\Omega \text{ MAX.}$  (VGS = 4.0 V, ID = 2.0 A)
- Low Ciss Ciss = 580 pF TYP.
- Built-in G-S protection diode against ESD


#### **ORDERING INFORMATION**


PART NUMBER	PACKAGE
$\mu$ PA1857GR-9JG	Power TSSOP8

#### ABSOLUTE MAXIMUM RATINGS ( $T_A = 25^{\circ}C$ )


Drain to Source Voltage ( $V_{GS} = 0 V$ )	Vdss	60
Gate to Source Voltage ( $V_{DS} = 0 V$ )	Vgss	±20
Drain Current (DC) (T <sub>A</sub> = 25°C)	D(DC)	±3.8
Drain Current (pulse) Note1	D(pulse)	±15.2
Total Power Dissipation (1unit) <sup>Note2</sup>	PT1	1.0
Total Power Dissipation (2unit) <sup>Note2</sup>	<b>P</b> T2	1.7
Channel Temperature	Tch	150
Storage Temperature	Tstg	–55 to +150
Single Avalanche Current Note3	las	3.8
Single Avalanche Energy	Eas	33

## PACKAGE DRAWING (Unit: mm)





#### **EQUIVALENT CIRCUIT**



**Notes 1.** PW  $\leq$  10  $\mu$ s, Duty Cycle  $\leq$  1%

- **2.**  $T_A = 25^{\circ}C$  Mounted on ceramic substrate of 50 cm<sup>2</sup> x 1.1 mm
- 3. Starting T<sub>ch</sub> = 25°C, R<sub>G</sub> = 25  $\Omega$ , V<sub>GS</sub> = 20  $\rightarrow$  0 V, V<sub>DD</sub> = 30 V
- The diode connected between the gate and source of the transistor serves as a protector against ESD. Remark When this device actually used, an additional protection circuit is externally required if a voltage exceeding the rated voltage may be applied to this device.

V

ν

°С А mJ

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all devices/types available in every country. Please check with local NEC representative for availability and additional information

Document No G15060EJ1V0DS00 (1st edition) January 2001 NS CP(K) Date Published Printed in Japan

## ELECTRICAL CHARACTERISTICS (TA = 25°C)

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Zero Gate Voltage Drain Current	IDSS	Vds = 60 V, Vgs = 0 V			10	μA
Gate Leakage Current	lgss	$V_{GS} = \pm 20 V$ , $V_{DS} = 0 V$			±10	μA
Gate Cut-off Voltage	VGS(off)	Vds = 10 V, Id = 1 mA	1.5	2.0	2.5	V
Forward Transfer Admittance	y <sub>fs</sub>	Vds = 10 V, Id = 2.0 A	2.5	5.4		S
Drain to Source On-state Resistance	RDS(on)1	Vgs = 10 V, Id = 2.0 A		53	67.0	mΩ
	RDS(on)2	$V_{GS} = 4.5 V, I_D = 2.0 A$		64	86.0	mΩ
	RDS(on)3	Vgs = 4.0 V, Id = 2.0 A		71	95.0	mΩ
Input Capacitance	Ciss	V <sub>DS</sub> = 10 V		580		pF
Output Capacitance	Coss	Vgs = 0 V		100		pF
Reverse Transfer Capacitance	Crss	f = 1 MHz		50		pF
Turn-on Delay Time	td(on)	VDD = 30 V, ID = 2.0 A		10		ns
Rise Time	tr	VGS(on) = 10 V		9		ns
Turn-off Delay Time	td(off)	$R_G = 6 \Omega$		32		ns
Fall Time	tr			4		ns
Total Gate Charge	QG	Vdd = 48 V		12		nC
Gate to Source Charge	QGS	Vgs = 10 V		2		nC
Gate to Drain Charge	Qgd	ID = 3.8 A		3		nC
Body Diode Forward Voltage	VF(S-D)	IF = 3.8 A, VGs = 0 V		0.80		V
Reverse Recovery Time	trr	IF = 3.8 A, VGS = 0 V		33		ns
Reverse Recovery Charge	Qrr	di/dt = 100 A / µs		58		nC


PG.


τ

 $V_{\text{GS}}$ 


0.


## **TEST CIRCUIT 1 AVALANCHE CAPABILITY**







## TEST CIRCUIT 3 GATE CHARGE












## TYPICAL CHARACTERISTICS ( $T_A = 25^{\circ}C$ )





Tch - Channel Temperature - °C















DRAIN TO SOURCE ON-STATE RESISTANCE vs. DRAIN CURRENT




DRAIN TO SOURCE ON-STATE RESISTANCE vs. GATE TO SOURCE VOLTAGE













DYNAMIC INPUT/OUTPUT CHARACTERISTICS





REVERSE RECOVERY TIME vs. DRAIN CURRENT





[MEMO]

- The information in this document is current as of December, 2000. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative
  purposes in semiconductor product operation and application examples. The incorporation of these
  circuits, software and information in the design of customer's equipment shall be done under the full
  responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third
  parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers
  agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize
  risks of damage to property or injury (including death) to persons arising from defects in NEC
  semiconductor products, customers must incorporate sufficient safety measures in their design, such as
  redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:
   "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products
   developed based on a customer-designated "quality assurance program" for a specific application. The
   recommended applications of a semiconductor product depend on its quality grade, as indicated below.
   Customers must check the quality grade of each semiconductor product before using it in a particular
   application.
  - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
  - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
  - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

(1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
(2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).